Document made available under the Patent Cooperation Treaty (PCT)

International application number: PCT/US04/040197

International filing date: 01 December 2004 (01.12.2004)

Document type: Certified copy of priority document

Document details: Country/Office: US

Number: 60/526,926


Filing date: 02 December 2003 (02.12.2003)

Date of receipt at the International Bureau: 05 January 2005 (05.01.2005)

Remark: Priority document submitted or transmitted to the International Bureau in

compliance with Rule 17.1(a) or (b)





THE ARE THE WITCOM THE SECURE SERVED SHARE COMES

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office

December 20, 2004

THIS IS TO CERTIFY THAT ANNEXED HERETO IS A TRUE COPY FROM THE RECORDS OF THE UNITED STATES PATENT AND TRADEMARK OFFICE OF THOSE PAPERS OF THE BELOW IDENTIFIED PATENT APPLICATION THAT MET THE REQUIREMENTS TO BE GRANTED A FILING DATE.

APPLICATION NUMBER: 60/526,926
FILING DATE: December 03, 2003
RELATED PCT APPLICATION NUMBER: PCT/US04/40197

Certified by

Son W. Salar

Jon W Dudas

Acting Under Secretary of Commerce for Intellectual Property and Acting Director of the U.S. Patent and Trademark Office



Approved for use through 07/31/2006. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number. PROVISIONAL APPLICATION FOR PATENT COVER SHEET

This is a request for filing a PROVISIONAL APPLICATION FOR PATENT under 37 CFR 1.53(c).

Express Mail Label No. EL 753209421 US

	INVEN	TOR(S)				
Given Name (first and middle [if any])	Family Name or Surna	ame	(City an		Residence State or Foreign	an Country)
Samuel	Anderson		Tempe, Az	_	State of Poleig	in Country)
Additional inventors are being named on	the	separately nu	ımbered sheets at	tached I	pereto	
	TITLE OF THE INVENTION				.0.0.0	<u> </u>
BOND WIRELESS PACKAGE						
Direct all correspondence to:	CORRESPONDENCE ADDRE	SS				ото 6
Customer Number:	24964					J.s. P 6926
OR						52.
Firm or Individual Name						553£ 50/
Address						—
Address					_	
City		State		Zip		
Country		Telephone		Fax		
El	ICLOSED APPLICATION F	PARTS (check a	all that apply)			
Specification Number of Pages 4			CD(s), Number			
✓ Drawing(s) Number of Sheets 9			Other (specify)			
Application Date Sheet. See 37 CF	FR 1.76					
METHOD OF PAYMENT OF FILING FE	ES FOR THIS PROVISIONAL	APPLICATION FO	OR PATENT			
Applicant claims small entity statu	s. See 37 CFR 1.27.			FILIN	G FEE	
A check or money order is enclose			Г		unt (\$)	
The Director is herby authorized to	charge filing			4		
fees or credit any overpayment to		-0923		\$	80.00	
Payment by credit card. Form PT	O-2038 is attached.					
The invention was made by an agency of	f the United States Governmen	it or under a contra	act with an agenc	v of the		
United States Government.			act min an agono	, 0, 0,0		
No.						
Yes, the name of the U.S. Government	ment agency and the Governme	ent contract numbe	er are:			
Respectfully submitted,	[Page	1 of []	Date December	2, 2003		
/ -	1201					
•	Juany		REGISTRATION (if appropriate)			
TYPED or PRINTED NAME William C. H	Hwang	_	Docket Number:	104023	-664-PRO	
TELEPHONE (212) 813-8815	\smile					

USE ONLY FOR FILING A PROVISIONAL APPLICATION FOR PATENT

This collection of information is required by 37 CFR 1.51. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 8 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Mail Stop Provisional Application, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

C untry:

US

Application No.:

TBA

Filing Date: Inventor:

December 2, 2003 Samuel Anderson

Title:

BOND WIRELESS PACKAGE

Atty Docket No.:

104023-664-PRO

CERTIFICATE OF "EXPRESS MAILING"

"EXPRESS MAIL" Mailing Label Number: <u>EL 753209421 US</u>

Deposited: December 2, 2003

I hereby certify that this and the enclosed paper(s) and/or fee(s) is/are being deposited with the United States Postal Service as "Express Mail Post Office to Addressee" service under 37 CFR § 1.10 on the date indicated above and is addressed to: Mail Stop Patent Application, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Submitted herewith are the following items:

- 1. Provisional Patent Application Transmittal in duplicate (2 pages);
- 2. U.S. Provisional Patent Application of Samuel Anderson (13 pages);
- 3. This Certificate of Express Mailing bearing Express Mailing Label No. and deposit date stated above (1 page); and

ancero Sawye

4. Return Receipt Postcard.

TOTAL PAGES IN THIS SUBMISSION: 16 + postcard

LIBNY/4264938.1

Attorney D cket N .: 104023-664-PRO

CERTIFICATE OF EXPRESS MAILING

EXPRESS MAIL Mailing Label Number: EL 753209421 US

Date of Deposit December 2, 2003

I hereby certify that this correspondence, fee, and all accompanying papers, if any, are being deposited with the United States Postal Service as "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to: Mail Stop Patent Application, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

trancere Sawyl December 2, 2003

U.S. Provisional Patent Application Entitled

BOND WIRELESS PACKAGE

Inventor(s):

Samuel Anderson of Tempe, AZ

Attorney Docket No.: 104023-664-PRO

TITLE

[0001]

Bond Wireless Package

FIELD OF THE INVENTION

[0002] This invention generally relates to a novel semiconductor package.

5 BRIEF DESCRIPTION OF THE DRAWINGS

[0003] The figures below depict various aspects and features of the present invention in accordance with the teachings herein.

DESCRIPTION OF THE INVENTION

[0004] The aspects, features and advantages of the present invention will become better understood with regard to the following description with reference to the 10 accompanying drawings. What follows are preferred embodiments of the present invention. It should be apparent to those skilled in the art that the foregoing is illustrative only and not limiting, having been presented by way of example only. All the features disclosed in this description may be replaced by alternative features serving the same purpose, and equivalents or similar purpose, unless expressly stated otherwise. Therefore, 15 numerous other embodiments of the modifications thereof are contemplated as falling within the scope of the present invention as defined herein and equivalents thereto. Use of absolute terms, such as "will not," "will," "shall," "shall not," "must," and "must not," are not meant to limit the present invention as the embodiments disclosed herein are 20 merely exemplary.

[0005] Figure 1 shows that vertical trench MOSFETs currently dominate the low-voltage discrete market. Low R_{DSON} , ruggedness and low cost contribute to their dominance in these applications. However, high gate charge Q_g is a disadvantage and

2

RDSON contributed from wafer substrate and wire bond become problematic for MOSFETs with a breakdown voltage rating below 15V. Lateral power MOSFETs, used primarily in power integrated circuits, have low Q_g and improvements in R_{DSON} make them attractive for high frequency power management applications.

[0006] Figure 2 shows a bi-directional switch utilizing lateral power MOSFETs. The novel switch is an interleaved common-drain LDMOS structure. As depicted, the structure uses bump and/or pillar technology for interconnections to a device package such as that shown in Figure 3. A more detailed description of this technology is described in United States Patent Application No. 10/601,121, and United States Provisional Patent Application Nos. 60/444,932 and 60/501,192.

5

10

15

- [0007] Figure 4a shows a package according to one aspect of the present invention from a dimensional perspective in contrast to a conventional wire bond package shown in Figure 4b.
- [0008] Figure 5a shows a cutaway view of the novel package with an substrate utilizing solder bump (as shown in Figure 2) and/or pillar technology. In particular, Figure 5b shows a substrate with copper-pillar bump interconnect structure. Each bump/pillar preferably connects to one or more sources, drains or gates. Rather than using wire bond, Figure 5c shows depicts a lead structure that connects the bumps to external leads outside the package, preferably using copper.
- 20 [0009] Figure 6a shows a package practicing one aspect of the present invention and showing the dimensions of the copper leadframe, solder bump and copper pillar dimensions and die size in contrast with a conventional wire bond package shown in Figure 6b. Figure 7a shows the thermal characteristics of the novel package in contrast to

a conventional wire bond package shown in Figure 7b. Figure 8 is a summary of thermal, electrical and stress characteristics between on embodiment of the novel package and a conventional package using finite element analysis, further discussed in Figure 9.

CONCLUSION

15

20

- 5 [0010] Having now described preferred embodiments of the invention, it should be apparent to those skilled in the art that the foregoing is illustrative only and not limiting, having been presented by way of example only. All the features disclosed in this specification (including any accompanying claims, abstract, and drawings) may be replaced by alternative features serving the same purpose, and equivalents or similar purpose, unless expressly stated otherwise. Therefore, numerous other embodiments of the modifications thereof are contemplated as falling within the scope of the present invention as defined by the appended claims and equivalents thereto.
 - embodiment of the present invention compared to a comparable 8 lead package utilizing conventional wire bond technology. As will be apparent to one skilled in the art, the present invention can be extended to packages with more or less than 8 leads. Likewise, although, for instance, Figures 5 and 6 depict a copper pillar solder bump, other variations such as only a solder bump or pillar made of materials other than copper may be used and the selection of materials to be used as well as the size of these pillars and bumps would be apparent to one skilled in the art depending on factors such as conductivity, parasitic resistance, heat conduction and so on.

This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

MOSFET Structures: Vertical vs. Lateral

- Currently vertical trench MOSFETs dominate the low-voltage discrete market. These devices offer low R_{DSON}, good device ruggedness, and low cost, but suffer from high gate charge Q_g. Furthermore, the R_{DSON} contributions from wafer substrate and wire bond become dominant for MOSFETs with a breakdown voltage rating below 15V.
- Traditionally lateral power MOSFETs are exclusively used in power ICs with a limited die size and current rating. However, their inherently low Qg and much improved RDSON over the past few years make them very attractive for the high frequency power management applications.






FIGURE 2

GWS8314: A Bi-Directional Switch

- Novel interleaved common-drain LDMOS structure
- Breakdown voltage BVDSS of greater than 20 V
- Low RDSON of 20 mΩ at VGS of 4.5V
- (50% of the die size of the closest trench MOS competition) Small die/package foot print of 2.1 mm by 2.1 mm
- Ultra-low FFOM of 85 mΩ*mm2
- Ultra-low package profile of less than 0.8 μm








20V Bi-directional N-Channel Power MOSFET

Package Outline Drawing And Pinout: SOT23-8L BWTM


Dimensions and Tolerances per ANSI Y14.5M, 1982. Notes: 1.


Mirror finish on package surface.

Footlength measured based on the gauge plane









Seacting Plane

70°70 80°70

Model Views and Primary dimensions.

FIGURE 4

Refer to Product Specs for detailed dimensions and information.

GWS6968BW Package

Comparable TSOP8JW Package






Figure 4b

Figure 4a



Symmetry Planes and Key Parameters



(CC) 1.18 =_T∆ Comparable TSOP8JW Package = 61.1 °C/W FIGURE 7 Power Figure 7b Results: Thermal Resistance **67.4**£ = **T**Δ **GWS6968BW Package** Power Figure 7a

Summary of Results

GWS6869BW	GWS6869BW Package FEA Results Summary	ts Summary
Analysis	TSOP8JW	GWS6869BW
		· · · · · · · · · · · · · · · · · · ·
Electrical Resistance	1.38 mΩ	0.34 mΩ
Stress (self heating)	Pa	Pa
Mold Compound	2.35E+08	7.16E+07
Leadframe	1.06E+08	8.14E+07
Die	2.35E+08	5.73E+07
Solder on Pillars		6.21E+07
Cu Pillars		9.90E+07
Gold wirebonds	2.35E+08	
Die attach	6.51E+07	
Max Displacement	3.1 uM	1.93 uM
Stress (-40C to 25C)		
. Mold Compound	2.48E+08	1.28E+08
Leadframe	2.99E+08	3.28E+08
Die	2.48E+08	1.08E+08
Solder on Pillars		1.14E+08
Cu Pillars		1.78E+08
Gold wirebonds	2.48E+08	The state of the s
Die attach	9.32E+07	
Max Displacement	4.0 uM	5.3 uM
Stress (25C to 85C)		
Mold Compound	2.29E+08	1.18E+08
Leadframe	2.76E+08	3.02E+08
Die	2.29E+08	9.99E+07
Solder on Pillars		1.06E+08
Cu Pillars	第114年 - 報子 職 117年 12条 13	1.63E+08
Gold wirebonds	2.29E+08	
Die attach	8.60E+07	
Max Displacement	3.7 uM	4.9 uM

FIGURE 9

Discussion of Results

superior to a comparable TSOP8JW package, which uses wirebond technology. It is better thermally, From several standpoints, the GWS6869BW packaged proposed by Great Wall Semiconductor is electrically and mechanically.

junction. With respect to stresses, the self induced stress condition is better, between 25% and 75% less, with the GWS6869BW package because operating temperatures are lower. However, stresses The GWS6869BW has 45% less thermal resistance and 75% less electrical resistance from foot to induced due to external temperature conditions are comparable between the two packages.

product. Wirebonds have historically been a yield and reliability concern due to the low fatigue strength manufacturing process. In contrast, the TSOP8JW product requires up to 12 wirebond attachments per of aluminum and high stress concentrations at the bond heal. The GWS6869BW has no such problems. The GWS6869BW design uses a flip-chip die bonding approach on a conventional leadframe. Proven copper pillar bumps technology is employed, allowing for a robust attachment and a simplified

the absolute stress values cannot be taken at face value. Rather a comparison between the two package types is what can be deduced. In actuality, the stresses will be considerably lower due to plasticity of the mold compound. A more detailed model can be generated to account for these phenomenon, but it not Since the Finite Element Analyses Stress performed herein use linear material properties and models, recommended at this point. The thermal and electrical modes are fairly accurate since the governing equations are linear with very small second order effects.

One recommendation that can be made is to consider using a higher strength solder on top of the Cu pillars. The current solder, 100% Tin, has a low yield strength, and therefore is susceptible to crack initiation and propagation. A higher strength solder would alleviate this potential problem